Part Number Hot Search : 
ADXRS614 ADP1610 1002C 24223 SY877021 STS5343N STS5343N HD74LS42
Product Description
Full Text Search
 

To Download EDGE647 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 EDGE647 Pin Electronics Driver, Window Comparator, and Switch Matrix
EDGE HIGH-PERFORMANCE PRODUCTS Description
The EDGE647 is an integrated trinary driver, window comparator, and switch matrix pin electronics solution manufactured in a wide voltage CMOS process. It is designed for automatic test equipment and instrumentation where cost, functional density, and power are all at a premium. The tristatable driver is capable of generating 3 levels one for a logic high, one for a logic low, and one for either a termination voltage or a special programming voltage. The on-board window comparator effectively determines whether the DUT is in a high, low, or intermediate state. The switches are included to allow such functions as PMU, pull up, and pull down connections. The EDGE647 is intended to offer an extremely low leakage, low cost, low power, small footprint, per pin solution for 100 MHz and below pin electronics applications. It is a higher performance, pin and functionally compatible version of the Edge646.
Applications
* Low Cost Automatic Test Equipment
Functional Block Diagram
VH VTT VL
DATA DATA* DOUT DVR EN DVR EN*
VTT EN VTT EN* SW0
SW0 EN*
Features
SW1 LOAD
* * * * * * * *
Pin Compatible with the Edge646 100 MHz Operation 12V I/O Range Programmable Output Levels Flex In digital Inputs (Technology Independent) Three Level Driver Extremely Low Leakage Currents (~0 nA) Small Footprint (32 Pin, 7 mm X 7 mm, TQFP Package)
SW1 EN*
SW2
SW2 EN* VBB COMPA HIGH LEVEL VINP LOW LEVEL COMPB CVA
CVB
Revision 2 / October 27, 2000
1
www.semtech.com
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS PIN Description
Pin Name Driver DATA / DATA* DVR EN / DVR EN* VTT EN / VTT EN* DOUT VH, VL, VTT VBB Comparator VINP CVA, CVB COMPA, COMPB LOW LEVEL HIGH LEVEL Switch Matrix SW0 EN*, SW! EN* SW2 EN* SW0 SW1 SW2 LOAD Power Supplies VCC VEE N/C 3, 22, 27 4, 21, 28 9 Positive analog power supply. Negative analog power supply. No Connect pin (leave floating). 11, 13 15 12 14 16 17 TTL compatible inputs that activate switches 0, 1, 2, and 3. Switch 0 Switch 1 Switch 2 Input pin that connects the DUT to the analog switches. 19 20, 18 5, 8 7 6 Analog window comparator input. Analog DC comparator inputs that set the threshold levels for teh window comparator. Digital comparator outputs. Voltage inputs that establish the digital low and high levels of the comparator outputs. 30, 29 32, 31 2, 1 23 24, 25, 26 10 Digital input that determines the high/low status of the driver when it is enabled. Digital input that enables and disables the driver, or places the driver in the VTT state. Digital input that determines whether DVR EN* places the driver in a high impedance state or actively drives to the VTT level. Driver Output. Unbuffered analog inputs that set the voltage level of a logical 1, 0, or VTT at the driver output. Analog input pin which establishes the threshold for all singleended digital input signals. Pin # Description
2000 Semtech Corp.
2
www.semtech.com
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS PIN Description (continued)
32-Pin, 7mm x 7mm TQFP
DVR EN*
DVR EN
DATA*
DATA
VCC
VEE
VTT
25 VTT EN* VTT EN VCC VEE COMPA HIGH LEVEL LOW LEVEL COMPB 9 17 1 VH DOUT VCC VEE CVA VINP CVB LOAD
SW0 EN*
SW1 EN*
SW2 EN*
SW0
SW1
2000 Semtech Corp.
3
SW2
VBB
N/C
VL
www.semtech.com
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS Circuit Description
Driver Description The EDGE647 driver supports three distinct programmable driver levels; high, low, and termination, and high impedance. There are no restrictions between any of these three levels in that all three may vary independently over the entire operating voltage range between VCC and VEE. The DVR EN*, DATA, and VTT EN pins are digital inputs that control the driver (see Table 1). With DVR EN* low, DATA determines whether the driver will force VH or VL at DOUT. With DVR EN* high, VTT EN* controls whether the driver goes into high impedance or drives VTT.
DVR EN* 1 1 0 0 VTT EN 0 1 X X DATA X X 0 1 DOUT HiZ VTT VL VH
the DUT. In this environment, the driver can withstand a short to any legal DUT voltage for an indefinite period. In a low impedance application with no additional output series resistance, care must be exercised and systems should be designed to check for this condition and tristate the driver if a short is detected. The driver does NOT have on-chip short circuit protection or limitation circuitry. VBB VBB is an analog input which establishes the threshold for all single ended digital input signals. If SW0 EN*, SW1 EN*, or SW2 EN* are more positive than VBB, these inputs are a digital "1". Conversely, if they are more negative than VBB, they are a "0". All digital inputs are wide voltage comparator inputs, so they are technology independent. By establishing the appropriate VBB level for the switch control inputs, and the appropriate differential input levels for the driver digital control inputs, the EDGE647 may be driven by TTL, ECL, CMOS, or any custom level circuitry.
SW0 EN*
Table 1. Driver Truth Table
VH, VL, and VTT VH, VL, and VTT define the logical "1", "0", and "termination" levels of the driver and can be adjusted anywhere over the range spanned by VCC to VEE. There is no restriction between VH, VL, and VTT, in that they can all vary independently over the entire voltage range determined by the power supply levels. The VH, VL, and VTT inputs are unbuffered in that they also provide the driver output current, so the sources of these voltages must have ample current drive capability. While VTT is referred to as the termination voltage, it may also be used as a very high "programming" level on many memory devices. Driver Output Protection The EDGE647 is designed to operate in a functional testing environment where a controlled impedance (typically 50 ) is maintained between the pin electronics and the DUT. In general, there will be an external resistor at the driver output which series terminates the transmission line to
SW1 EN*
SW2 EN* VBB
Figure 1. Driver Digital Inputs
DATA DATA* DVR EN* DVR EN VTT EN VTT EN*
Figure 2. Driver Differential Digital Inputs
2000 Semtech Corp.
4
www.semtech.com
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS Circuit Description (continued)
Receiver Functionality The EDGE647 supports an on-board window comparator. CVB and CVA are high impedance analog inputs which establish the threshold voltages. COMPA and COMPB are the digital outputs which reflect the real time status of VINP Table 2 summarizes the relationship between the . threshold levels, VINP and the output signals. ,
VINP VINP < CVA VINP > CVA VINP < CVB VINP > CVB COMPA 1 0 X X COMPB X X 0 1
Load The EDGE647 provides a total of 3 analog switches. Individual switches vary in both their on resistance and their on/off time (see Table 4). Like the driver digital inputs, the switch matrix control inputs SW0-3 EN* are technology independent as VBB determines their threshold level. The switch control is documented in Table 3.
Control Inputs SW0 EN* = 1 SW0 EN* = 0 SW1 EN* = 1 SW1 EN* = 0 Status SW0 disconnected SW0 connected SW1 disconnected SW1 connected SW2 disconnected SW2 connected
Table 2. Comparator Truth Table
SW EN* = 1 SW2 EN* = 0
Comparator Outputs
Table 3. Switch Matrix Truth Table
The comparator outputs are 50 output impedance nontristatable drivers designed to cleanly drive 50 transmission lines without requiring any external series termination resistors. Input pins LOW LEVEL and HIGH LEVEL establish the logic 0 and 1 levels respectively. In normal operation, LOW LEVEL would be connected to ground and HIGH LEVEL would be connected to a system VDD supply, producing CMOS digital swings at the output. However, the comparator outputs are technology independent in that they can drive PECL, 3V CMOS, ECL, LV CMOS, GTL, and custom levels by varying LOW LEVEL and HIGH LEVEL. For example, should a 3V swing be desired, HIGH LEVEL could be connected to a 3.0V power supply. Notice that HIGH LEVEL and LOW LEVEL provide both the voltage level and the current for the comparator outputs. HIGH LEVEL and LOW LEVEL may be varied between +5V and -2V.
Switch SW0 SW1 SW2
Rout 50 50 50
On/Off Time 100 ns 100 ns 100 ns
Table 4. Switch Matrix Characteristics
Do NOT leave any digital input pins floating.
2000 Semtech Corp.
5
www.semtech.com
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS Application Information
Power Supplies Decoupling A .1 F capacitor is recommended between VCC and VEE. In addition, solid VCC and VEE planes are recommended to provide a low inductance path for the power supply currents. These planes will reduce any inductive supply drops associated with switching currents on the power supply pins. If solid planes are not possible, then wide power busses are preferable. VH, VL, and VTT Decoupling As the VH, VL, and VTT inputs are unbuffered and must supply the driver output current, decoupling capacitors for these inputs are recommended in proportion to the amount of output current the application requires. In general, a surge current of 50 mA (5V swings series terminated with 50 into a 50 transmission line) are the maximum dynamic output currents the driver should see. The decoupling capacitors should be able to provide this current for the duration of the round trip time between the pin electronics and the DUT, and then recharge themselves before the next such transition would occur. Once this condition is satisfied, the VH, VL, and VTT supply voltages are more responsible for establishing the DC levels associated with each function and recharging the capacitors, rather than providing the actual dynamic currents required to drive the DUT transmission line. Ideally, VH, VL, and VTT would each have a dedicated power layer on the PC board for the lowest possible inductance power supply distribution. Power Supply Rules 1) 2) 3) VEE All I/O Pins VCC VCC 0V VEE 0V
VCC
Latchup Protection The EDGE647 has several power supply requirements to protect the part in power supply fault situations, as well as during power up and power down sequences. VCC must remain greater than or equal to VDD (external supply for the digital logic) at all times. Both VCC and VDD must always be positive (above ground), and VEE must always be negative (at or below ground). The three diode configuration shown in Figure 3 should be used on a once-per-board basis.
VDD 1N5820 or Equivalent
VEE
Figure 3. Power Supply Protection Scheme
gure 5.
Warning: It is extremely important that the voltage on any device pin does not exceed the range of VEE -0.5V to VCC +0.5V at any time, either during power up, normal operation, or during power down. Failure to adhere to this requirement could result in latchup of the device, which could be destructive if the system power supplies are capable of supplying large amounts of current. Even if the device is not immediately destroyed, the cumulative damage caused by the stress of repeated latchup may affect device reliability.
Power Up Sequencing 1) 2) 3) VCC (all other inputs @ ground) VEE (all other inputs @ ground) Digital Inputs Analog Inputs VH, VL, VTT
6 www.semtech.com
2000 Semtech Corp.
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS Package Information
TOP VIEW
4 D
D/2
3 e
b E 4
N / 4 TIPS 0.20 C 4X A-B D
E/2 SEE DETAIL "A"
BOTTOM VIEW
5 D1
7
D1 / 2
E1 / 2
5
7
E1
C
OO
4X
0.20
H
A-B
D
2000 Semtech Corp.
7
www.semtech.com
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS Package Information (continued)
DETAIL "A"
DETAIL "B"
0 MIN.
3 e/2
- 0.05 S A1 DATUM PLANE -H- 0.08 / 0.20 R. 0.25 GAUGE PLANE
A2
C.08 R. MIN. 0.20 MIN. L 1.00 REF.
0-7
b
SECTION C-C
8 PLACES 11 / 13
A
0.05
-H-
2
//
0.10 C 0.09 / 0.20
ccc -C- M SEE DETAIL "B"
;;; ;;;
9 ddd b b 1
M C A-B S
DS
WITH LEAD FINISH
0.09 / 0.16
Lead Cross Section
BASE METAL
Notes: 1. All dimensions and tolerances conform to ANSI Y14.5-1982. 2. Datum plane -H- located at mold parting line and coincident with lead, where lead exits plastic body at bottom of parting line. 3. Datums A-B and -D- to be determined at centerline between leads where leads exit plastic body at datum plane -H-. 4. To be determined at seating plane -C-. 5. Dimensions D1 and E1 do not include mold protrusion. 6. "N" is the total # of terminals. 7. These dimensions to be determined at the datum plane -H-. 8. Package top dimensions are smaller than bottom dimensions and top of package will not overhang bottom of package. 9. Dimension b does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius or the foot. 10. Controlling dimension: millimeter. 11. Maximum allowable die thickness to be assembled in this package family is 0.30 millimeters. 12. This outline conforms to JEDEC publication 95, registration MO-136, variations AC, AE, and AF.
2000 Semtech Corp. 8
A A1 A2 D D1 E E1 L M N e b b1 ccc ddd
JEDEC VARIATION All Dimensions in Millimeters AC Min. Nom. Max. Note 1.60 0.05 0.10 0.15 1.35 1.40 1.45 9.00 BSC. 4 7.00 BSC. 7,8 9.00 BSC. 4 7.00 BSC. 7,8 0.45 0.60 0.75 0.15 32 0.80 BSC. 0.30 0.37 0.45 9 0.30 0.35 0.40 0.10 0.20
www.semtech.com
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS Recommended Operating Conditions
Parameter Positive Analog Power Supply Negative Analog Power Supply Total Analog Power Supply Comparator Output High Level Comparator Output Low Level Junction Temperature
Symbol VCC VEE VCC - VEE HIGH LEVEL LOW LEVEL TJ
Min 6 -5 9 -2 -2
Typ 8 -4
Max 12 -3 12 +5 +5 +125
Units V V V V V
oC
Absolute Maximum Ratings
Parameter Total Analog Power Supply Positive Analog Power Supply Negative Analog Power Supply Analog Input Voltages Digital Inputs Ambient Operating Temperature Storage Temperature Junction Temperature Soldering Temperature TJ TA Symbol VCC - VEE VCC VEE Min 0 0 -6 VEE - .5 VEE - .5 -55 -65 Typ Max 13 13 0 VCC + .5 VCC + .5 +125 +150 +150 260 Units V V V V V
oC oC oC oC
Stresses above listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2000 Semtech Corp.
9
www.semtech.com
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS DC Characteristics
Driver/Receiver Characteristics
Parameter Driver Programmable Driver Output Voltages Driver Output Swing VH, VL, VTT VH - VL VH - VTT VTT - VLL Iout DC Rout Cout Ileak VEE VEE - VCC VEE - VCC VEE - VCC -50 21 25 13 0 4 VCC VCC - VEE VCC - VEE VCC - VEE +50 31 V V V V mA pF nA Symbol Min Typ Max Units
DC Driver Output Current Output Impedance DUT Pin Capacitance HiZ Leakage Current (Note 1) Comparator Input Voltage Input Leakage Current (Note 4) Input Capacitance Offset Voltage (Note 2) Receiver Threshold (Note 2) Threshold Bias current (Note 1) Digital Output High Level Digital Output Low Level Digital Output Impedance (Note 3) Digital Output Current Drive Analog Switches (SW0, SW1, SW2) On Resistance Voltage Range LOAD HiZ Leakage Current (Note1) DC Current Rating SW Capacitance Total Power Supply Quiescent Positive Supply Current Quiescent Negative Supply Current Total Leakage (Note 4) (DOUT + VINP + LOAD) Total Capacitance (Note 1) (DOUT + VINP + LOAD)
2000 Semtech Corp.
VINP IBIAS Cin VOS
VEE 0 4 -75 VEE + 2.0
VCC 2
V nA pF
+75 VCC - 1.0 0 10 5 5 47 56 +50
mV V nA V V mA
CVA, CVB HIGH LEVEL LOW LEVEL Rout Imax -2 -2 40 -50
Ron
40 VEE
47
54 VCC
V nA mA pF
0 -30 10
4 +30
ICC_DC IEE_DC
75 -105
95 -95
105 -75
mA mA
0 27
10
10
nA pF
www.semtech.com
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS DC Characteristics (continued)
Digital Inputs DATA / DATA*, DVR EN* / DVR EN, VTT EN / VTT EN* SW0 EN*, SW1 EN*, SW2 EN*, SW3 EN*
Parameter Input High Voltage Input Low Voltage Input Current Input Capacitance
Symbol Input - Input* Input* - Input IIN DATA DRV EN VTT EN INPUT, INPUT* VBB
Min .8 .8
Typ
Max 5 5
Units V V A pF pF pF V V
0
1.0 8 8 8
Digital Input Voltage Range Digital Input Threshold
-2.0* -1.4
+5.0 4.4
*-2V or (VEE + 2.0V), whichever is more positive. Note 1: This parameter is guaranteed by design and characterization. Production testing is performed against a 250 nA limit. Note 2: Measured at 0V. Note 3: Measured at HIGH LEVEL = +3.3V, LOW LEVEL = 0V. Note 4: Production tested at +5V and 0V against 10 nA limits. Also tested at VCC and VEE against 250 nA limits.
2000 Semtech Corp.
11
www.semtech.com
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS AC Characteristics
Parameter Driver Propagation Delay (Note 3) DATA IN to DOUT VTT EN to DOUT DVR EN* to DOUT (Active to HiZ) (Note 5) DVR EN* to DOUT (HiZ to Active) (Note 5) DATA to VTT Prop Delay Matching (Note 4) Minimum Pulse Width (3V Swing) Toggle Rate (Note 6) DOUT Output Rise/Fall Times (Notes 1, 4) 1V Swing (20% - 80%) 3V Swing (10% - 90%) 5V Swing (10% - 90%) DOUT Output Overshoot/Undershoot (Notes 1, 4) (3V Swing (Swing 2% + 50 mV)) Tpd vs. Overdrive (1.8V) (Note 4) Tpd vs. Tr/Tf @ Digital Inputs (Note 4) Tpd vs. Frequency (<=100 MHz) (Note 4) Tpd Rise, Tpd Fall Errors (Note 4) Comparator Comparator Digital Outputs (Notes 2, 4) Rise Time (10% - 90%) Fall time (10% - 90%) VINP to COMPA, COMPB Tpd vs. Frequency (<= 100 MHz) (Note 4) Minimum Pulse Width Toggle Rate (Note 6) Comparator Uncertainty Region (Notes 4, 7) Tpd vs. Overdrive 400 mV Overdrive 200 mV Overdrive Tpd Rise, Tpd Fall Errors Switch Matrix SW0, 1, 2 EN* to Switch On/Off 8 25 Fmax 100 -25 +25 1.0 2.0 2.0 60 4 tr tf Tpd 1.5 1.5 7 2.5 2.5 11 200 5 ns ns ns ps ns MHz mV ns ns ns ns Fmax 100 1.2 1.5 2.0 1.6 2.0 3.5 110 100 50 200 2.0 4 5 5 5 -2 6 7 7 7 10 11 11 11 +2 5 ns ns ns ns ns ns MHz ns ns ns mV ps ps ps ns Symbol Min Typ Max Units
4
1.0
5
Note 1: Note Note Note Note Note Note 2: 3: 4: 5: 6: 7:
Into 1M of 50 transmission line terminated with 1K and 5 pF with the proper series termination resistor. LOW LEVEL = 0V, HIGH LEVEL = 3.3V. Measured at 2.5V with VH = +5V, VL = 0V. Guaranteed by design and characterization. This parameter is not tested in production. Tested with a 30 mA load. Guaranteed by characterization. This parameter is tested in production against 40 MHz limits. The region around the threshold where the comparator may have difficulty resolving the input state.
12 www.semtech.com
2000 Semtech Corp.
EDGE647
EDGE HIGH-PERFORMANCE PRODUCTS AC Characteristics (continued)
INPUT
OUTPUT Tpd Rise Tpd Fall
| Tpd Rise - Tpd Fall | 2.0 ns
Figure 4. Tpd Rise, Tpd Fall Errors
Ordering Information
Model Number E647ATF EVM647ATF
Package 32-Pin TQFP EDGE647 Evaluation Module
Contact Information
Semtech Corporation Edge High-Performance Division 10021 Willow Creek Rd., San Diego, CA 92131 Phone: (858)695-1801 FAX (858)695-2633
2000 Semtech Corp. 13 www.semtech.com


▲Up To Search▲   

 
Price & Availability of EDGE647

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X